1 package era.mi.logic.components.gates;
\r
3 import era.mi.logic.timeline.Timeline;
\r
4 import era.mi.logic.types.BitVector.BitVectorMutator;
\r
5 import era.mi.logic.wires.Wire.ReadEnd;
\r
6 import era.mi.logic.wires.Wire.ReadWriteEnd;
\r
9 * Outputs 1 when the number of 1 inputs is odd.
\r
11 * @author Fabian Stemmler
\r
13 public class XorGate extends MultiInputGate
\r
15 public XorGate(Timeline timeline, int processTime, ReadWriteEnd out, ReadEnd... in)
\r
17 super(timeline, processTime, BitVectorMutator::xor, out, in);
\r