1 package net.mograsim.logic.model.verilog.model.signals;
3 public class Wire extends NamedSignal
5 public Wire(String name, int width)
7 super(Type.WIRE, name, width);
10 public String toDeclarationVerilogCode()
12 return "wire [" + getWidth() + ":0] " + getName() + ";";