b6d331cc033ab6013240235b6bce4636ec9821dd
[Mograsim.git] /
1 package net.mograsim.logic.model.verilog.model.signals;
2
3 public class Wire extends NamedSignal
4 {
5         public Wire(String name, int width)
6         {
7                 super(Type.WIRE, name, width);
8         }
9
10         public String toDeclarationVerilogCode()
11         {
12                 return "wire [" + getWidth() + ":0] " + getName() + ";";
13         }
14 }