Handing through rst and clk signals (still very ugly)
authorDaniel Kirschten <daniel.kirschten@gmx.de>
Mon, 15 Mar 2021 15:38:48 +0000 (16:38 +0100)
committerDaniel Kirschten <daniel.kirschten@gmx.de>
Mon, 15 Mar 2021 15:38:52 +0000 (16:38 +0100)
commit253f4e92e8a8b644ef5fa2343adc3088954822ee
tree412f9a49f48af82d051dd0992efc3049cd1e9f67
parent38736260ce55efa03e8abd5b1a13bece20172cb4
Handing through rst and clk signals (still very ugly)
plugins/net.mograsim.logic.model.verilog/src/net/mograsim/logic/model/verilog/model/VerilogComponentImplementation.java
plugins/net.mograsim.logic.model.verilog/src/net/mograsim/logic/model/verilog/model/statements/ComponentReference.java