Added gate/wire delay in SubmodelComponentTestbench
[Mograsim.git] / README.md