1 package era.mi.logic.components.gates;
\r
3 import era.mi.logic.types.BitVector.BitVectorMutator;
\r
4 import era.mi.logic.wires.Wire.ReadEnd;
\r
5 import era.mi.logic.wires.Wire.ReadWriteEnd;
\r
8 * Outputs 1 when the number of 1 inputs is odd.
\r
10 * @author Fabian Stemmler
\r
12 public class XorGate extends MultiInputGate
\r
14 public XorGate(int processTime, ReadWriteEnd out, ReadEnd... in)
\r
16 super(processTime, BitVectorMutator::xor, out, in);
\r