1 package net.mograsim.logic.model.verilog.model.signals;
3 public class Output extends IOPort
5 public Output(String name, int width)
7 super(Type.IO_OUTPUT, name, width);
11 public String toDeclarationVerilogCode()
13 return "output [" + (getWidth() - 1) + ":0] " + getName();