projects
/
Mograsim.git
/ blobdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
|
commitdiff
|
tree
raw
|
inline
| side by side
GUIComponents now have names
[Mograsim.git]
/
net.mograsim.logic.ui.am2900
/
components
/
GUI_rsLatch.json
diff --git
a/net.mograsim.logic.ui.am2900/components/GUI_rsLatch.json
b/net.mograsim.logic.ui.am2900/components/GUI_rsLatch.json
index
186aac3
..
a91b815
100644
(file)
--- a/
net.mograsim.logic.ui.am2900/components/GUI_rsLatch.json
+++ b/
net.mograsim.logic.ui.am2900/components/GUI_rsLatch.json
@@
-1,7
+1,5
@@
-mograsim version: 0.1.
2
+mograsim version: 0.1.
3
{
{
- "type": "SimpleRectangularSubmodelComponent",
- "name": "GUI_rsLatch",
"width": 35.0,
"height": 20.0,
"interfacePins": [
"width": 35.0,
"height": 20.0,
"interfacePins": [
@@
-38,69
+36,65
@@
mograsim version: 0.1.2
"logicWidth": 1
}
],
"logicWidth": 1
}
],
- "
composition
": {
+ "
submodel
": {
"innerScale": 0.4,
"subComps": [
"innerScale": 0.4,
"subComps": [
- {
- "pos": {
- "x": 10.0,
- "y": 7.5
- },
- "name": "GUINandGate",
- "params": {
- "logicWidth": 1
- }
- },
{
"pos": {
"x": 40.0,
"y": 12.5
},
{
"pos": {
"x": 40.0,
"y": 12.5
},
- "name": "GUINandGate",
- "params": {
- "logicWidth": 1
- }
+ "id": "GUINandGate",
+ "name": "GUINandGate#1",
+ "params": 1
},
{
"pos": {
},
{
"pos": {
- "x":
34
.0,
- "y":
16
.5
+ "x":
10
.0,
+ "y":
7
.5
},
},
- "name": "WireCrossPoint",
- "params": {
- "logicWidth": 1
- }
+ "id": "GUINandGate",
+ "name": "GUINandGate#0",
+ "params": 1
},
{
"pos": {
"x": 64.0,
"y": 36.5
},
},
{
"pos": {
"x": 64.0,
"y": 36.5
},
- "name": "WireCrossPoint",
- "params": {
- "logicWidth": 1
- }
+ "id": "WireCrossPoint",
+ "name": "WireCrossPoint#1",
+ "params": 1
+ },
+ {
+ "pos": {
+ "x": 34.0,
+ "y": 16.5
+ },
+ "id": "WireCrossPoint",
+ "name": "WireCrossPoint#0",
+ "params": 1
}
],
"innerWires": [
{
"pin1": {
}
],
"innerWires": [
{
"pin1": {
- "comp
Id": 0
,
+ "comp
Name": "_submodelinterface"
,
"pinName": "_S"
},
"pin2": {
"pinName": "_S"
},
"pin2": {
- "comp
Id": 1
,
+ "comp
Name": "GUINandGate#0"
,
"pinName": "A"
},
"path": []
},
{
"pin1": {
"pinName": "A"
},
"path": []
},
{
"pin1": {
- "comp
Id": 0
,
+ "comp
Name": "_submodelinterface"
,
"pinName": "_R"
},
"pin2": {
"pinName": "_R"
},
"pin2": {
- "comp
Id": 2
,
+ "comp
Name": "GUINandGate#1"
,
"pinName": "B"
},
"path": [
"pinName": "B"
},
"path": [
@@
-116,22
+110,22
@@
mograsim version: 0.1.2
},
{
"pin1": {
},
{
"pin1": {
- "comp
Id": 1
,
+ "comp
Name": "GUINandGate#0"
,
"pinName": "Y"
},
"pin2": {
"pinName": "Y"
},
"pin2": {
- "comp
Id": 3
,
+ "comp
Name": "WireCrossPoint#0"
,
"pinName": ""
},
"path": []
},
{
"pin1": {
"pinName": ""
},
"path": []
},
{
"pin1": {
- "comp
Id": 2
,
+ "comp
Name": "GUINandGate#1"
,
"pinName": "Y"
},
"pin2": {
"pinName": "Y"
},
"pin2": {
- "comp
Id": 4
,
+ "comp
Name": "WireCrossPoint#1"
,
"pinName": ""
},
"path": [
"pinName": ""
},
"path": [
@@
-143,22
+137,22
@@
mograsim version: 0.1.2
},
{
"pin1": {
},
{
"pin1": {
- "comp
Id": 3
,
+ "comp
Name": "WireCrossPoint#0"
,
"pinName": ""
},
"pin2": {
"pinName": ""
},
"pin2": {
- "comp
Id": 2
,
+ "comp
Name": "GUINandGate#1"
,
"pinName": "A"
},
"path": []
},
{
"pin1": {
"pinName": "A"
},
"path": []
},
{
"pin1": {
- "comp
Id": 4
,
+ "comp
Name": "WireCrossPoint#1"
,
"pinName": ""
},
"pin2": {
"pinName": ""
},
"pin2": {
- "comp
Id": 1
,
+ "comp
Name": "GUINandGate#0"
,
"pinName": "B"
},
"path": [
"pinName": "B"
},
"path": [
@@
-178,11
+172,11
@@
mograsim version: 0.1.2
},
{
"pin1": {
},
{
"pin1": {
- "comp
Id": 3
,
+ "comp
Name": "WireCrossPoint#0"
,
"pinName": ""
},
"pin2": {
"pinName": ""
},
"pin2": {
- "comp
Id": 0
,
+ "comp
Name": "_submodelinterface"
,
"pinName": "Q"
},
"path": [
"pinName": "Q"
},
"path": [
@@
-206,27
+200,23
@@
mograsim version: 0.1.2
},
{
"pin1": {
},
{
"pin1": {
- "comp
Id": 4
,
+ "comp
Name": "WireCrossPoint#1"
,
"pinName": ""
},
"pin2": {
"pinName": ""
},
"pin2": {
- "comp
Id": 0
,
+ "comp
Name": "_submodelinterface"
,
"pinName": "_Q"
},
"path": []
}
]
},
"pinName": "_Q"
},
"path": []
}
]
},
- "specialized": {
- "input_count": [
- "_S",
- "_R"
- ],
- "label": "_rsLatch",
- "logic_width": 1,
- "output_count": [
- "Q",
- "_Q"
- ]
+ "symbolRendererSnippetID": "SimpleRectangularLikeSymbolRenderer",
+ "symbolRendererParams": {
+ "centerText": "_rsLatch",
+ "horizontalComponentCenter": 17.5,
+ "centerTextHeight": 5.0,
+ "pinLabelHeight": 3.5,
+ "pinLabelMargin": 0.5
}
}
\ No newline at end of file
}
}
\ No newline at end of file