WireEnd functionality split into ReadEnd and ReadWriteEnd

[Mograsim.git] / era.mi / src / era / mi / logic / components / gates / XorGate.java

diff --git a/era.mi/src/era/mi/logic/components/gates/XorGate.java b/era.mi/src/era/mi/logic/components/gates/XorGate.java
index c20af6f..7c8d740 100644 (file)
--- a/era.mi/src/era/mi/logic/components/gates/XorGate.java
+++ b/era.mi/src/era/mi/logic/components/gates/XorGate.java
@@ -1,17 +1,19 @@
 package era.mi.logic.components.gates;
 
-import era.mi.logic.Util;
-import era.mi.logic.wires.WireArray;
+import era.mi.logic.types.BitVector.BitVectorMutator;
+import era.mi.logic.wires.Wire.ReadEnd;
+import era.mi.logic.wires.Wire.ReadWriteEnd;
 
 /**
  * Outputs 1 when the number of 1 inputs is odd.
+ * 
  * @author Fabian Stemmler
  */
 public class XorGate extends MultiInputGate
-{      
-       public XorGate(int processTime, WireArray out, WireArray... in)
+{
+       public XorGate(int processTime, ReadWriteEnd out, ReadEnd... in)
        {
-               super(processTime, Util::xor, out, in);
+               super(processTime, BitVectorMutator::xor, out, in);
        }
 
 }