Created model for the logic Clock

[Mograsim.git] / net.mograsim.logic.model / src / net / mograsim / logic / model / serializing / standardComponentIDMapping.json

diff --git a/net.mograsim.logic.model/src/net/mograsim/logic/model/serializing/standardComponentIDMapping.json b/net.mograsim.logic.model/src/net/mograsim/logic/model/serializing/standardComponentIDMapping.json
index e510661..ec15a5a 100644 (file)
--- a/net.mograsim.logic.model/src/net/mograsim/logic/model/serializing/standardComponentIDMapping.json
+++ b/net.mograsim.logic.model/src/net/mograsim/logic/model/serializing/standardComponentIDMapping.json
@@ -53,9 +53,11 @@ mograsim version: 0.1.3
   "GUIsel1": "file:components/GUIsel1.json",
   "GUIsel2_4": "file:components/GUIsel2_4.json",
   "GUIsel3_4": "file:components/GUIsel3_4.json",
-  "GUIsel4_12": "class:net.mograsim.logic.model.am2900.components.GUImux4_12",
+  "GUIsel4_12": "class:net.mograsim.logic.model.am2900.components.GUIsel4_12",
   "GUISplitter": "class:net.mograsim.logic.model.model.components.atomic.GUISplitter",
+  "GUITriStateBuffer": "class:net.mograsim.logic.model.model.components.atomic.GUITriStateBuffer",
+  "GUIClock": "class:net.mograsim.logic.model.model.components.atomic.GUIClock",
   "GUIxor": "file:components/GUIxor.json",
-  "WireCrossPoint": "class:net.mograsim.logic.model.model.wires.WireCrossPoint",
-  "GUITriStateBuffer": "class:net.mograsim.logic.model.model.components.atomic.GUITriStateBuffer"
+  "TextComponent": "class:net.mograsim.logic.model.model.components.atomic.TextComponent",
+  "WireCrossPoint": "class:net.mograsim.logic.model.model.wires.WireCrossPoint"
 }
\ No newline at end of file