projects
/
Mograsim.git
/ history
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
|
commitdiff
|
tree
first ⋅ prev ⋅ next
Timeline updated (executeUntil, setTimeFunction)
[Mograsim.git]
/
era.mi
/
src
/
era
/
mi
/
logic
/
wires
/
Wire.java
2019-05-27
Fabian Stemmler
Timeline now passed via constructor
blob
|
commitdiff
|
raw
2019-05-24
Fabian Stemmler
Completion of ReadEnd and ReadWriteEnd addition
blob
|
commitdiff
|
raw
|
diff to current
2019-05-24
Fabian Stemmler
WireEnd functionality split into ReadEnd and ReadWriteEnd
blob
|
commitdiff
|
raw
|
diff to current
2019-05-20
Daniel Kirschten
Merged SampleERCP into master
blob
|
commitdiff
|
raw
|
diff to current
2019-05-20
Daniel Kirschten
Merged logicui into master
blob
|
commitdiff
|
raw
|
diff to current
2019-05-20
Daniel Kirschten
Merged logic into master
blob
|
commitdiff
|
raw
|
diff to current
2019-05-20
Christian Femers
Exchanged all Bit[] by BitVector, tests work
blob
|
commitdiff
|
raw
|
diff to current
2019-05-20
Christian Femers
Integrated new types, tests still work, not used yet
blob
|
commitdiff
|
raw
|
diff to current
2019-05-20
Fabian Stemmler
new WireEnds as in/outputs are now initialized with...
blob
|
commitdiff
|
raw
|
diff to current
2019-05-20
Fabian Stemmler
Cleanup
blob
|
commitdiff
|
raw
|
diff to current
2019-05-20
Fabian Stemmler
Merge logic of origin into logic
blob
|
commitdiff
|
raw
|
diff to current
2019-05-20
Fabian Stemmler
WireArray(Input) is now Wire(End); all in-/outputs...
blob
|
commitdiff
|
raw
|
diff to current