Added gate/wire delay in SubmodelComponentTestbench