Generated Verilog now has a RST "pin"
[Mograsim.git] / README.md
2019-10-24 Christian FemersChanged readme for better status report
2019-10-24 Christian FemersAdded master build status to readme
2019-10-23 Christian FemersFixed description in readme
2019-10-06 Daniel KirschtenRestructured documentation files
2019-09-25 Daniel KirschtenModified README.md a bit; deleted build_from_source.txt
2019-09-18 Fabian StemmlerMerge branch 'development' of https://gitlab.lrz.de...
2019-09-18 Christian FemersTransferred the simple build instructions into the...
2019-05-20 Daniel KirschtenMerged SampleERCP into master
2019-05-20 Daniel KirschtenMerged logicui into master
2019-05-20 Daniel KirschtenMerged logic into master
2019-05-20 Christian FemersMerged master_old into master