Fixed a bug regarding signal widths
[Mograsim.git] / tests / net.mograsim.logic.model.verilog.tests / build.properties
1 source.. = src/
2 bin.includes = META-INF/,\
3                .