Generated Verilog now has a RST "pin"