MPROMEditor now calls its columns "Opcode" and "muPC"
[Mograsim.git] / plugins / net.mograsim.logic.model.am2900 / src /
2020-10-17 Daniel KirschtenExtracted the program counter into its own component...
2020-10-15 Daniel KirschtenIntroduced Am2901x4 to make the Am2900 look cleaner
2020-10-15 Daniel KirschtenOpenPreviewOfEveryComponent now no longer simulates...
2020-10-15 Daniel KirschtenImproved usage of CoreModelParametersBuilder
2020-10-13 Daniel KirschtenWrote a utility previewing every component
2020-10-11 Daniel KirschtenIntroduced dff4 with no WE pin
2020-10-11 Daniel KirschtenRenamed dff4 to dff4_we
2020-10-10 Daniel KirschtenRemoved mux1_4_sb
2020-10-10 Daniel KirschtenReimplemented mux1_4 using multibit wires
2020-10-10 Daniel KirschtenRenamed mux1_4 to mux1_4_sb
2020-10-07 Daniel KirschtenMarked fields of Am2900Machine as final
2020-10-07 Daniel KirschtenIntroduced Machine.getCoreModelParameters
2020-10-07 Daniel KirschtenUsing Builder pattern for CoreModelParameters now
2020-10-03 Daniel KirschtenFinished MPROM support. Fixes #10
2020-10-03 Daniel KirschtenFixed a missing space in a Am2900Teaching's description
2020-10-03 Daniel KirschtenImplemented some infrastructure for MPROMs
2020-05-18 Daniel KirschtenThe line dash of singlebit wires changes according...
2020-05-12 Daniel KirschtenChanged the IDs of Am2900Simple/Strict to Am2900Teachin...
2020-05-12 Daniel KirschtenAdded descriptions for both Am2900 variants
2020-05-12 Daniel KirschtenRenamed Am2900Simple/Strict to Am2900Teaching/Expert.
2020-05-12 Daniel KirschtenAdded the possibility for having machine descriptions
2020-05-04 Daniel KirschtenCreated a gate-based implementation of ram5_12
2020-05-04 Daniel KirschtenImplemented the Am2904ShiftInstrDecode gate-based
2020-05-04 Daniel KirschtenFixed two bugs in the ModelAm2904ShiftInstrDecode
2020-05-04 Daniel KirschtenImplemented Am2904RegCTInstrDecode in gates
2020-05-02 Daniel KirschtenMoved NANDOptimizer to the examples package
2020-05-02 Daniel KirschtenWrote a utility optimizing NAND gate count for a given...
2020-05-02 Daniel KirschtenCreated a NAND-based implementation of Am2910SP
2020-04-12 Daniel KirschtenImplemented the Am2910RegCntr gate-based
2020-04-12 Daniel KirschtenImplemented a 12-bit decrementer
2020-04-12 Daniel KirschtenIncluded the XNOR gate into standardComponentIDMapping
2020-04-12 Daniel KirschtenImplemented a "halfsubtracter": a xnor gate that also...
2020-04-12 Daniel KirschtenMerged LD and _RLD inputs of ModelAm2910RegCntr into...
2020-04-11 Daniel KirschtenRedefined PinUsages; cleaned component JSONs
2020-04-11 Daniel KirschtenFixed ReserializeAndVerifyJSONs.changePinUsages
2020-04-11 Daniel KirschtenAdjusted Am2910 layout to new sel4_12
2020-04-11 Daniel KirschtenImplemented sel4_12 gate-based
2020-04-11 Daniel KirschtenImplemented a 4-bit sel4
2020-04-11 Daniel KirschtenImplemented sel4
2020-03-31 Daniel KirschtenMerge branch 'development' into 'master'
2020-03-31 Daniel KirschtenCreated gate-based implementations of an incrementer...
2020-03-31 Daniel KirschtenCreated a gate-based implementation of dff4_finewe
2020-03-30 Daniel KirschtenCreated a gate-based implementation of dff12
2020-03-30 Daniel KirschtenCreated a gate-based implementation of nor12
2020-03-30 Daniel KirschtenDeleted old hardcoded Am2910InstrPLA
2020-03-27 Daniel KirschtenOrganized imports
2020-03-26 Daniel KirschtenImplemented a part of the Am2910InstrPLA on gate level
2020-03-26 Daniel KirschtenFixed a bug in the ModelAm2910InstrPLA
2020-03-25 Daniel KirschtenReserializeAndVerifyJSONs now uses the unicode escape...
2020-03-25 Daniel KirschtenAm2910: Changed communication between reg and instrdecode
2020-03-25 Daniel KirschtenBuilt a XNOR gate
2020-03-25 Daniel KirschtenVerilogExporter now orders interface pins more transpar...
2020-03-25 Daniel KirschtenVerilogExporter now "hands through" a clk signal
2020-02-11 Daniel KirschtenMerge pull request #11 from MaisiKoleni/config-gh-actions
2020-02-04 Daniel KirschtenGenerated Verilog now has a RST "pin"
2020-02-04 Daniel KirschtenLogicCoreAdapter now makes global statistics for gate...
2020-01-06 Daniel KirschtenModelComponentTestbench's Switches/Displays are named...
2020-01-05 Daniel KirschtenVerilogExporter: Components are now named
2020-01-05 Daniel KirschtenVerilogExporter: Fixed serializing components without...
2020-01-05 Daniel KirschtenAdded a class for exporting component JSONs to Verilog
2019-11-25 Daniel KirschtenMade ModelAm2904RegCTInstrDecode more robust against...
2019-11-15 Daniel KirschtenChanged mnemonic X to use BitVector X; added X for...
2019-11-13 Daniel KirschtenChanged microinstruction column titles to English
2019-11-13 Daniel KirschtenAdjusted some param titles
2019-11-13 Daniel KirschtenAdded short titles for MPM columns
2019-10-30 Daniel KirschtenMade hardcoded components slower to fix a timing bug...
2019-10-30 Daniel KirschtenFixed a bug in the Am2900
2019-10-30 Daniel KirschtenAm2900Machine now resets registers in strict mode too
2019-10-11 Fabian StemmlerMicroInstructionDefinition now also has simple Mnemonic...
2019-10-07 Daniel KirschtenAdded register for PC / BZ
2019-10-07 Daniel KirschtenAdded register for IR
2019-10-07 Daniel KirschtenAdded register for muIR
2019-10-07 Daniel KirschtenAdded Am2910 registers
2019-10-07 Daniel KirschtenFixed the same bug in some Am2900-specific ModelComponents
2019-10-07 Daniel KirschtenChanged Modelram5_12's HLS-IDs to have a trailing .q
2019-10-06 Daniel KirschtenMerge remote-tracking branch 'origin/development' into...
2019-10-06 Daniel KirschtenAdded Am2904 registers
2019-10-06 Daniel KirschtenMade muSR / MSR accessible bit-wise
2019-10-06 Daniel KirschtenRe-added Am2901 registers
2019-10-06 Daniel KirschtenRestructured register system
2019-10-06 Daniel KirschtenReplaced micro symbols with Unicode escape \u00b5
2019-10-06 Christian FemersAdded RegisterGroups for MachineDefinition
2019-10-05 Daniel KirschtenMerge branch threads into development
2019-10-05 Daniel KirschtenWrote TODO
2019-10-04 Daniel KirschtenAdded simple version of Am2900Machine
2019-10-02 Daniel KirschtenAdded register listeners
2019-10-02 Daniel KirschtenFixed a NullPointerException in Modeldff4_finewe
2019-10-02 Daniel KirschtenMerge remote-tracking branch 'origin/development' into...
2019-10-02 Daniel KirschtenChanged getCurrentMicroInstructionAddress to use HighLe...
2019-10-01 Daniel KirschtenMerge remote-tracking branch 'origin/development' into...
2019-09-30 Daniel KirschtenAm2900Machine now has registers
2019-09-30 Daniel KirschtenMerge branch 'machines-are-launch-configs' into development
2019-09-30 Fabian StemmlerActiveInstructionChangedListener moved to Machine and...
2019-09-26 Fabian StemmlerMerge branch 'development' of https://gitlab.lrz.de...
2019-09-26 Daniel KirschtenRemoved debug sysouts to make the plugin "silent"
2019-09-26 Daniel KirschtenMade MemoryView to an Editor
2019-09-26 Fabian StemmlerSet reasonable default values for Am2900 MicroInstructions
2019-09-26 Fabian StemmlerAdded MnemonicFamilyBuilder and set most Mnemonics...
2019-09-26 Daniel KirschtenFixed Am2900Machine#reset (broke when deleting clock...
2019-09-25 Daniel KirschtenReserialized components
next