mograsim.net Git - Mograsim.git/search

2020-04-12	Daniel Kirschten	Implemented a 12-bit decrementer	commit \| commitdiff \| tree
2020-04-12	Daniel Kirschten	Included the XNOR gate into standardComponentIDMapping	commit \| commitdiff \| tree
2020-04-12	Daniel Kirschten	Swapped the positions of the Y and Z outputs of the...	commit \| commitdiff \| tree
2020-04-12	Daniel Kirschten	Editor: Created a constant for fast switching between...	commit \| commitdiff \| tree
2020-04-12	Daniel Kirschten	Implemented a "halfsubtracter": a xnor gate that also...	commit \| commitdiff \| tree
2020-04-12	Daniel Kirschten	Resurrected the XNOR gate	commit \| commitdiff \| tree
2020-04-12	Daniel Kirschten	Merged LD and _RLD inputs of ModelAm2910RegCntr into...	commit \| commitdiff \| tree
2020-04-11	Daniel Kirschten	Redefined PinUsages; cleaned component JSONs	commit \| commitdiff \| tree
2020-04-11	Daniel Kirschten	Fixed ReserializeAndVerifyJSONs.changePinUsages	commit \| commitdiff \| tree
2020-04-11	Daniel Kirschten	Adjusted Am2910 layout to new sel4_12	commit \| commitdiff \| tree
2020-04-11	Daniel Kirschten	Implemented sel4_12 gate-based	commit \| commitdiff \| tree
2020-04-11	Daniel Kirschten	Implemented a 4-bit sel4	commit \| commitdiff \| tree
2020-04-11	Daniel Kirschten	Implemented sel4	commit \| commitdiff \| tree
2020-04-11	Daniel Kirschten	IndirectModelComponentCreator no longer caches jsonfile...	commit \| commitdiff \| tree
2020-04-09	Daniel Kirschten	Fixed a layouting bug in Am2910InstrPLA	commit \| commitdiff \| tree
2020-04-09	Daniel Kirschten	Simplified BitVector (de)serializing	commit \| commitdiff \| tree
2020-04-07	Daniel Kirschten	Adjusted Am2910 to new Am2910InstrPLA layout	commit \| commitdiff \| tree
2020-04-07	Daniel Kirschten	Re-layouted the rest of the Am2910InstrPLA	commit \| commitdiff \| tree
2020-04-07	Daniel Kirschten	Re-layouted part of the Am2910InstrPLA	commit \| commitdiff \| tree
2020-04-02	Daniel Kirschten	Re-layouted part of the Am2910InstrPLA	commit \| commitdiff \| tree
2020-04-01	Daniel Kirschten	Added a GCD test case	commit \| commitdiff \| tree
2020-03-31	Daniel Kirschten	Merge branch 'development' into 'master'	commit \| commitdiff \| tree
2020-03-31	Daniel Kirschten	Fixed dff4_finewe HLS bit order	commit \| commitdiff \| tree
2020-03-31	Daniel Kirschten	Adjusted layouts of Am2900 and Am2910	commit \| commitdiff \| tree
2020-03-31	Daniel Kirschten	Created gate-based implementations of an incrementer...	commit \| commitdiff \| tree
2020-03-31	Daniel Kirschten	Created a gate-based implementation of dff4_finewe	commit \| commitdiff \| tree
2020-03-30	Daniel Kirschten	Adjusted layout of the Am2910 again	commit \| commitdiff \| tree
2020-03-30	Daniel Kirschten	Created a gate-based implementation of dff12	commit \| commitdiff \| tree
2020-03-30	Daniel Kirschten	Adjusted layout of the Am2910 (again...)	commit \| commitdiff \| tree
2020-03-30	Daniel Kirschten	Created a gate-based implementation of nor12	commit \| commitdiff \| tree
2020-03-30	Daniel Kirschten	Adjusted layout of the Am2910	commit \| commitdiff \| tree
2020-03-30	Daniel Kirschten	Deleted old hardcoded Am2910InstrPLA	commit \| commitdiff \| tree
2020-03-30	Daniel Kirschten	Inverted the _PL, _MAP, _VECT outputs of the Am2910InstrPLA	commit \| commitdiff \| tree
2020-03-30	Daniel Kirschten	Added a SymbolRenderer for the Am2910InstrPLA	commit \| commitdiff \| tree
2020-03-30	Daniel Kirschten	Implemented the YF output of the Am2910InstrPLA in...	commit \| commitdiff \| tree
2020-03-30	Daniel Kirschten	Implemented the YR output of the Am2910InstrPLA in...	commit \| commitdiff \| tree
2020-03-30	Daniel Kirschten	Implemented the STKI1 output of the Am2910InstrPLA...	commit \| commitdiff \| tree
2020-03-27	Daniel Kirschten	Implemented the STKI0 output of the Am2910InstrPLA...	commit \| commitdiff \| tree
2020-03-27	Daniel Kirschten	Organized imports	commit \| commitdiff \| tree
2020-03-27	Daniel Kirschten	Restructured the Preferences system	commit \| commitdiff \| tree
2020-03-27	Daniel Kirschten	Fixed an endless redraw loop on GTK	commit \| commitdiff \| tree
2020-03-26	Daniel Kirschten	Layouted the gates for YmuPC in Am2910InstrPLA	commit \| commitdiff \| tree
2020-03-26	Daniel Kirschten	Implemented the YmuPC output of the Am2910InstrPLA...	commit \| commitdiff \| tree
2020-03-26	Daniel Kirschten	Implemented the YD output of the Am2910InstrPLA in...	commit \| commitdiff \| tree
2020-03-26	Daniel Kirschten	Changed the line ending to LF in the Resource settings...	commit \| commitdiff \| tree
2020-03-26	Daniel Kirschten	Implemented a part of the Am2910InstrPLA on gate level	commit \| commitdiff \| tree
2020-03-26	Daniel Kirschten	Fixed a bug in the ModelAm2910InstrPLA	commit \| commitdiff \| tree
2020-03-25	Daniel Kirschten	ReserializeAndVerifyJSONs now uses the unicode escape...	commit \| commitdiff \| tree
2020-03-25	Daniel Kirschten	Am2910: Changed communication between reg and instrdecode	commit \| commitdiff \| tree
2020-03-25	Daniel Kirschten	Grouped some 4 bit wires in the Am2901	commit \| commitdiff \| tree
2020-03-25	Daniel Kirschten	Improved layout of andor414	commit \| commitdiff \| tree
2020-03-25	Daniel Kirschten	Made and41 smaller	commit \| commitdiff \| tree
2020-03-25	Daniel Kirschten	Made the and gate smaller	commit \| commitdiff \| tree
2020-03-25	Daniel Kirschten	Built a XNOR gate	commit \| commitdiff \| tree
2020-03-25	Daniel Kirschten	VerilogExporter now orders interface pins more transparently	commit \| commitdiff \| tree
2020-03-25	Daniel Kirschten	Changed how the SubmodelComponent decides whether to...	commit \| commitdiff \| tree
2020-03-25	Daniel Kirschten	VerilogExporter now "hands through" a clk signal	commit \| commitdiff \| tree
2020-02-11	Daniel Kirschten	Merge pull request #11 from MaisiKoleni/config-gh-actions	commit \| commitdiff \| tree
2020-02-04	Daniel Kirschten	Generated Verilog now has a RST "pin"	commit \| commitdiff \| tree
2020-02-04	Daniel Kirschten	LogicCoreAdapter now makes global statistics for gate...	commit \| commitdiff \| tree
2020-01-06	Daniel Kirschten	ModelComponentTestbench's Switches/Displays are named...	commit \| commitdiff \| tree
2020-01-06	Daniel Kirschten	ModelComponentTestbench works again	commit \| commitdiff \| tree
2020-01-05	Daniel Kirschten	VerilogExporter: Components are now named	commit \| commitdiff \| tree
2020-01-05	Daniel Kirschten	VerilogExporter: Fixed serializing components without...	commit \| commitdiff \| tree
2020-01-05	Daniel Kirschten	Added a class for exporting component JSONs to Verilog	commit \| commitdiff \| tree
2019-11-25	Daniel Kirschten	Made ModelAm2904RegCTInstrDecode more robust against...	commit \| commitdiff \| tree
2019-11-25	Daniel Kirschten	Improved JavaJsonLineCounter a bit	commit \| commitdiff \| tree
2019-11-15	Daniel Kirschten	Switched to using logical U for mnemonic X to avoid...	commit \| commitdiff \| tree
2019-11-15	Daniel Kirschten	Changed mnemonic X to use BitVector X; added X for...	commit \| commitdiff \| tree
2019-11-13	Daniel Kirschten	Changed microinstruction column titles to English	commit \| commitdiff \| tree
2019-11-13	Daniel Kirschten	Adjusted some param titles	commit \| commitdiff \| tree
2019-11-13	Daniel Kirschten	Added short titles for MPM columns	commit \| commitdiff \| tree
2019-11-13	Daniel Kirschten	Added possibility to swap column tooltip and title...	commit \| commitdiff \| tree
2019-11-13	Daniel Kirschten	Updated getting_started.md	commit \| commitdiff \| tree
2019-10-30	Daniel Kirschten	Fixed the documentation	commit \| commitdiff \| tree
2019-10-30	Daniel Kirschten	Added a (very elaborately _cough_) explanation for...	commit \| commitdiff \| tree
2019-10-30	Daniel Kirschten	Added TestGCD	commit \| commitdiff \| tree
2019-10-30	Daniel Kirschten	MicroInstructionMemoryParser and MainMemoryParser now...	commit \| commitdiff \| tree
2019-10-30	Daniel Kirschten	Made hardcoded components slower to fix a timing bug...	commit \| commitdiff \| tree
2019-10-30	Daniel Kirschten	Fixed a timing bug in SimpleRectangularHardcodedModelCompone...	commit \| commitdiff \| tree
2019-10-30	Daniel Kirschten	Fixed a bug in the Am2900	commit \| commitdiff \| tree
2019-10-30	Daniel Kirschten	Am2900Machine now resets registers in strict mode too	commit \| commitdiff \| tree
2019-10-15	Daniel Kirschten	Updated to new SWTHelper version	commit \| commitdiff \| tree
2019-10-14	Daniel Kirschten	Fixed a bug when the address size is not divisible...	commit \| commitdiff \| tree
2019-10-14	Daniel Kirschten	Fixed bounds checking and address length in MainMemoryBlockE...	commit \| commitdiff \| tree
2019-10-12	Daniel Kirschten	Improved labels of Am2901's subcomponents	commit \| commitdiff \| tree
2019-10-12	Daniel Kirschten	Made FixedOutput smaller	commit \| commitdiff \| tree
2019-10-12	Daniel Kirschten	Improved BitVectorFormatter for bitvectors of length 1	commit \| commitdiff \| tree
2019-10-12	Daniel Kirschten	Some components drawing Bitvectors now draw them fitting...	commit \| commitdiff \| tree
2019-10-12	Daniel Kirschten	Made ModelBitDisplay/ManualSwitch smaller	commit \| commitdiff \| tree
2019-10-12	Daniel Kirschten	Only BitDisplay now uses dashes instead of Z	commit \| commitdiff \| tree
2019-10-12	Daniel Kirschten	Some work on improving BitVector<->String conversions	commit \| commitdiff \| tree
2019-10-12	Daniel Kirschten	Improved RegisterView:	commit \| commitdiff \| tree
2019-10-07	Daniel Kirschten	Moved TODOs from getting_started.md to the source code	commit \| commitdiff \| tree
2019-10-07	Daniel Kirschten	Added register for PC / BZ	commit \| commitdiff \| tree
2019-10-07	Daniel Kirschten	Added register for IR	commit \| commitdiff \| tree
2019-10-07	Daniel Kirschten	Added register for muIR	commit \| commitdiff \| tree
2019-10-07	Daniel Kirschten	Added Am2910 registers	commit \| commitdiff \| tree
2019-10-07	Daniel Kirschten	Fixed the same bug in some Am2900-specific ModelComponents	commit \| commitdiff \| tree
2019-10-07	Daniel Kirschten	Changed Modelram5_12's HLS-IDs to have a trailing .q	commit \| commitdiff \| tree
next

Mirror of https://github.com/Mograsim-Team/Mograsim

RSS Atom