Included a test class which does nothing so build doesn't fail
[Mograsim.git] / plugins / net.mograsim.logic.model.verilog /
2021-03-15 Daniel KirschtenHanding through rst and clk signals (still very ugly)
2021-01-14 Daniel KirschtenFixed a bug regarding internally connected pins
2021-01-14 Daniel KirschtenInterface pins are now sorted
2021-01-14 Daniel KirschtenRemoved duplicate code
2021-01-14 Daniel KirschtenRemoved unused plugin.xml from logic.model.verilog
2021-01-14 Daniel KirschtenFixed MANIFEST.MF to export all packages
2021-01-14 Daniel KirschtenRemoved unused argument to TriStateBufferConverter...
2021-01-14 Daniel KirschtenFixed a bug regarding signal widths
2021-01-14 Daniel KirschtenModelComponentToVerilogConverter can now convert TriSta...
2021-01-14 Daniel KirschtenImprovements in the ModelComponentToVerilogConverter:
2021-01-14 Daniel KirschtenModelComponentToVerilogConverter almost supports connec...
2021-01-14 Daniel KirschtenFirst version of the new Verilog exporter